Simulate the Dreams, Synthesize the expectations, Filter the thoughts, Place & Route the fundas, Integrate the Universe, To Synchronize the Rhythm of life....
 
Chips
Chip Design  
  Home
  Asic Design Flow
  Digital
  Timing Issues
  => Questions
  Verilog
  VHDL
  Simulation & Synthesis
  FPGA
  System Verilog
  PERL
  Contact
 
Questions

  1. What is the difference between propagation delay and contamination delay?

  2. What is set up time?

  3. What is hold time?

  4. How do you calculate the maximum operating frequency of a sequential circuit?

  5. What is clock skew and clock jitter?

  6. What is slack?

  7. What do you mean by critical path?

  8. How do you synchronize two different clocks?

 
 
   
Today, there have been 20 visitors (27 hits) on this page!
This website was created for free with Own-Free-Website.com. Would you also like to have your own website?
Sign up for free